
2010 Microchip Technology Inc.
DS39774D-page 127
PIC18F85J11 FAMILY
10.5
RCON Register
The RCON register contains bits used to determine the
cause of the last Reset or wake-up from Idle or Sleep
modes. RCON also contains the bit that enables
interrupt priorities (IPEN).
REGISTER 10-13: RCON: RESET CONTROL REGISTER
R/W-0
U-0
R/W-1
R-1
R/W-0
IPEN
—CM
RI
TO
PD
POR
BOR
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
IPEN: Interrupt Priority Enable bit
1
= Enables priority levels on interrupts
0
= Disables priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6
Unimplemented: Read as ‘0’
bit 5
CM: Configuration Mismatch Flag bit
bit 4
RI: RESET Instruction Flag bit
bit 3
TO: Watchdog Timer Time-out Flag bit
bit 2
PD: Power-Down Detection Flag bit
bit 1
POR: Power-on Reset Status bit
bit 0
BOR: Brown-out Reset Status bit